Detailed SPICE simulations requires the knowledge of the internal structure, including precise implementations and place and route information, only ... The analysis of the effect of pipelining of instructions are future possible extensions of this work. This work was done in close cooperation with ATMEL, to analyze the CEM properties of a chip after foundry in order to validate the methodology. ... For higher clock rates and future chips, a transmission line model will be necessary.
Title | : | Advances in Design and Specification Languages for SoCs |
Author | : | Pierre Boulet |
Publisher | : | Springer Science & Business Media - 2006-06-30 |
You must register with us as either a Registered User before you can Download this Book. You'll be greeted by a simple sign-up page.
Once you have finished the sign-up process, you will be redirected to your download Book page.
How it works: